


PADME Coffelake Block Diagram

Project Code: 4PD0GU010001  
PCB(Raw Card): 18809-SA



External Connector/Socket  
Internal Connector/Socket  
Switch

PCB Layer Stackup	
10 Layers FR4	
L1:Component	
L2:GND	
L3:Signal 1	
L4:VCC	
L5:Signal 2	
L6:Signal 3	
L7:VCC	
L8:Signal 4	
L9:GND	
L10:Component	
Battery Charger/Selector	
BQ24780SRUYR	85
VINT20	M-BAT-PWR
System DC/DC	
TPS51285B-1RUKR	86
VINT20	VCCSM
VCCSM	VCC3M
DC/DC IMVP8	
NCP81215MNTXG	87
VCCSM	
DC/DC VCCCPUCORE	
NCP302045MNTXG	88
VINT20	VCCCPUCORE
DC/DC VCCGFXCORE_I	
NCP302035MNTXG	90
VINT20	VCCGFXCORE_I
DC/DC VCCSA	
NCP302035MNTXG	91
VINT20	VCCSA
DC/DC VCCIR05_SUS	
NB693GQ-C669-Z	93
VCCSM	VCCIR05_SUS
DC/DC VCCCPUIO	
NB694GD-C669-Z	92
VCCSM	VCCCPUIO
DC/DC VCCIR2A	
TPS51716RUKR	95
VINT20	VCCIR2A
DC/DC VCC2R5A	
NB695GD-C669-Z	96
VCCSM	VCC2R5A
DC/DC VCC0R6B	
TPS51716RUKR	95
VCCIR2A	VCC0R6B
DC/DC VCCIR8_SUS	
NB695GD-C669-Z	94
VCCSM	VCCIR8_SUS
DC/DC VCCIR0VIDEO	
NB695GD-C669-Z	105
VCCSM	VCCIR0VIDEO
DC/DC VCCGFXCORE_D	
NCP302045MNTXG	103
VINT20	VCCGFXCORE_D
DC/DC VCCIR35VIDEO	
TPS51219RTER	104
VINT20	VCCIR35VIDEO
LOAD SW VCCIR8VIDEO	
SSM6K504NU	106
VCCIR8_SUS	VCCIR8VIDEO
LOAD SW VCCST	
TPS22971YZPR-GP	97
VCCIR05_SUS	VCCST

RESISTOR

Symbol name	Value	Tolerance (J: 5%, F: 1%, D: 0.5%, B: 0.1 %)	Rating 0402=> 1/16W, 25V 0603 => 1/16W, 75V 0805 => 1/10W, 100V	Size 2=>0402, 3=>0603, 5=>0805 6=>1206, 0=>1210
10KR3	10K Ohm	If no letter, it means J: 5%	1/16W, 75V	0603
33D3R5	33.3 Ohm	If no letter, it means J: 5%	1/10W, 100V	0805
1KR3F	1K Ohm	F: 1%	1/16W, 75V	0603

The naming rule is value + R + size + tolerance  
For the value, it can be read by the number before R. (R means resistor)  
For the tolerance, it can be read from the last letter.  
For the rating, we don't show on the symbol name.  
For the size, R2=>0402, R3=>0603, R5=>0805,....

DESCRIPTION

BOM control parts :  
TEXT with PURPLE color near part reference



**BOM control name**  
Part reference  
Symbol name

CAPACITOR


Symbol name	Value	Tolerance (M: +/-20, K: +/-10, Z: +80/-20)	Rating	Size 2=>0402, 3=>0603, 5=>0805 6=>1206, 0=>1210
SCD1U10V2MX-1	0.1uF	M/X5R	10V	0402
SC10U6D3V5MX	10uF	M/X5R	6.3V	0805
SC2D2U16V5ZY	2.2uF	Z/Y5V	16V	0805

The naming rule is  
Capacitor type + value + rating + size + tolerance + material  
SCD1U10V2MX-1  
SC=> SMT Ceramic, TC=> POS cap or SP cap  
D1U => 0.1uF  
10V => the voltage rating is 10V  
2=> 0402, 3=>0603, 5=>0805  
M=>tolerance M, K, Z  
X=> X7R/X5R, Y=> Y5V  
-1 => symbol version, nonsense to EE characteristic

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title <b>DESCRIPTION</b>		
Size A4	Document Number <b>LPM-2</b>	Rev <b>-1</b>
Date: Tuesday, April 30, 2019 Sheet 2 of 111		






33 PEG\_RXP[15:0] <<=====  
33 PEG\_RXN[15:0] <<=====  
33 PEG\_TXP[15:0] >>=====  
33 PEG\_TXN[15:0] >>=====

Line Reverse : Depend on layout

Line Reverse : Depend on layout



緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title CPU CFL-H PEG/DMI


Size A4 Document Number

LPM-2

Rev -1

Date: Tuesday, April 30, 2019

Sheet 5 of 111



緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title  
**CPU CFL-H DDI/EDP**




Size  
A4 Document Number

**LPM-2**


Rev  
**-1**

Date: Tuesday, April 30, 2019

Sheet 6 of 111



If VCCSTG is used instead of VCC1R05\_SUS, VCCST\_PWRGD will be off in Sleep S0 because VCCSTG may be turned off when in Sleep S0. Currently, VCCSTG is still on in Sleep S0 but we may change logic to turn off VCCSTG in sleep S0. (CT\_20141216)



#### VCCST\_PWRGD requirements

- 1) Indication that the VCCST/VDDQ power supplies are stable and within specification
- 2) VCCST\_PWRGD must go low during Sx pwr states, regardless of the voltage level of VCCST
- 3) VCCST\_PWRGD can assert before or equal to PCH\_PWROK, but must never lag it.




TABLE CFG[19:0] pin has internal Pull up to VCCCPUIO with 5-8 k ohm.

CFG[0] : Stall reset sequence after CPU PLL lock until de-asserted:  
1 : No Stall <----- LOGIC  
0 : Stall

CFG[2] : PEG Static Lane Reversal  
1 : Normal Operation  
0 : Lane Reversal <----- LOGIC

CFG[4] : eDP enable  
1 : Disable  
0 : Enable <----- LOGIC

CFG[6:5] : PEG Bifurcation, bus#:dev#:func#:0:1:0  
11 : 1x16 <----- LOGIC

CFG[7] : PEG Training  
1 : PEG Train immediately following RESET# deassertion <----- LOGIC  
0 : PEG Wait for BIOS for training

CFG[19:8] : Reserved

For x16 Reversal Lanes - CFG[6/5/2] setting is 110  
For x4 Reversal Lanes - CFG[6/5/2] setting is 000

Vinafix.com


緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title CPU CFL-H MISC/CLK/JTAG/CFG

Size A3 Document Number LPM-2 Rev -1


Date: Tuesday, April 30, 2019 Sheet 7 of 111
















Vinafix.com





WLAN module configuration table		
Design	R1313	R1311/R1312/R5705/R5707
CNVi/PCIe	Non-ASM	ASM
PCIe only	ASM	Non-ASM

50 DG\_RTD3\_PWR\_EN\_PCH  
50 DG\_USB\_FORCE\_PWR  
49 -TBT\_PERST  
49 -TBT\_PCIE\_WAKE




79 -TOUCH\_DET

-CPU\_C10\_GATE\_BUFFER\_IN

38,104 GC6\_FB\_EN  
57 -GPU\_EVENT  
57 BRI\_DT\_CNVI  
57 BRI\_RSP\_CNVI  
57 RGL\_DT\_CNVI  
57 RGL\_RSP\_CNVI

CNVi BT series resistor control table

PCH Step	earlier A1	later B0
R1311	0ohm	33ohm
R1312	0ohm	33ohm



Vinafix.com

**緯創資通**

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **PCH CNL-H CNV**

Size A4	Document Number <b>LPM-2</b>	Rev <b>-1</b>
---------	------------------------------	---------------


Date: Tuesday, April 30, 2019 Sheet 13 of 111







SATA Port Assignment	
Port0a	N/A
Port1a	SATA SSD1
Port0b	N/A
Port1b	N/A
Port4	SATA SSD2
Port5	N/A



C-Link  
from / to WLAN

M.2 SSD1 L1

GbE


M.2 SSD1 L0

M.2 SSD2 L3

M.2 SSD2 L2

ID Strap		dGFX	VRAM
ID1	ID0		
0	0	Reserved	Reserved
0	1	N19P-Q3	4GB
1	0	N19P-Q1	4GB
1	1	N18P-G0	4GB

For UMA Model



M.2 SSD1 L3


M.2 SSD1 L2

WLAN Card

M.2 SSD2 L0

M.2 SSD2 L1

To SmartCard



ULT

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH CNL-H SATA/PCIE

Size

A3

Document Number

LPM-2

Rev

-1

Date

Tuesday, April 30, 2019

Sheet

16

of

111

TABLE : Functional Strap

**HDA\_SDO/I2S0\_TXD  
Flash Descriptor Security Override**

HIGH	Disable Flash Descriptor Security (Override)
LOW	Enable Flash Descriptor Security (Default)

HDA\_SDO is used to update the Descriptor and/or the ME regions of the SPI after MFG Done bit is set.




TABLE : Functional Strap

**GPP\_C5/SML0ALERT#(LPC or eSPI)**

HIGH	eSPI is selected
LOW	LPC is selected(Default)

TABLE : Functional Strap

**GPP\_C2/SMBALERT# (TLS Confidentiality)**

HIGH	Enable ME Crypto TLS with Confidentiality
LOW	Disable ME Crypto TLS(Default)

TABLE : Functional Strap

**GPP\_B23/SML1ALERT#/PCHHOT#(Intel DCI-OOB)**

HIGH	Enable Intel DCI-OOB
LOW	Disable Intel DCI-OOB (Default)





USB 3.1 Port Assignment	
Port1	USB3.1 System Port (AOU)
Port2	USB3.1 System Port

System Port 1

System Port 2

74 USB3P1\_SYSP1\_TXN  
74 USB3P1\_SYSP1\_TXP  
74 USB3P1\_SYSP1\_RXN  
74 USB3P1\_SYSP1\_RXP  
74 USB3P2\_SYSP2\_TXN  
74 USB3P2\_SYSP2\_TXP  
74 USB3P2\_SYSP2\_RXN  
74 USB3P2\_SYSP2\_RXP



緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH CNL-H USB3/LPC

Size

Document Number

Rev

A4

LPM-2

-1

Date:


Tuesday, April 30, 2019

Sheet


19

of


111



External Pull on CLKREQ# should be placed in device page, as power rails may be different from PCH-H



	TXC	EPSON	KDS
X2001	082.30003.0351	082.30003.0341	082.30003.0241
R2006	10M-ohm	10M-ohm	10M-ohm
C2001	10pF	10pF	10pF
C2002	10pF	10pF	10pF



	TXC	HELE	
X2002	082.30006.0641	082.30006.0651	
R2007	1M-ohm	1M-ohm	
C2003	18pF	15pF	
C2004	18pF	15pF	

7 CPU\_REFCLK\_24M

7 -CPU\_REFCLK\_24M

7 CPU\_BCLK\_100M

7 -CPU\_BCLK\_100M

61 -CLKREQ\_PCIE1\_MCR

55 -CLKREQ\_PCIE4\_MD2\_SSD1

33 -CLKREQ\_PCIE5\_PEG

56 -CLKREQ\_PCIE7\_MD2\_SSD2

49 -CLKREQ\_PCIE8\_TBT

59 -CLKREQ\_PCIE13\_GBE

57 -CLKREQ\_PCIE15\_WLAN

57 -PCIE15\_CLK\_100M\_WLAN

57 PCIE15\_CLK\_100M\_WLAN

59 -PCIE13\_CLK\_100M\_GBE

59 PCIE13\_CLK\_100M\_GBE

-CLKREQ\_PCIE8\_TBT



TP2001 20MIL

TP2002 20MIL

10M

7

61

61

55

55

33

33

56

56

49

49


緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title PCH CNL-H CLK

Size A4 Document Number LPM-2 Rev -1

Date: Tuesday, April 30, 2019 Sheet 20 of 111










TABLE : Functional Strap

GPP_B18/GSPI0_MOSI (No Reboot)		R2301
HIGH	Enable "No Reboot" Mode	ASM
LOW	Disable "No Reboot" Mode (Default)	NO ASM

← LOGIC



Vinafix.com



緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.Title **PCH CNL-H GSPI/UART/I2C**

Size A4 Document Number

LPM-2

Rev  
-1

Date: Tuesday, April 30, 2019

Sheet 23 of 111

# XDP

TABLE : CPU ITP DEBUG REPORT

		NO Use	Individual Port	DCI 2.0 w/o connector
X DPR1	R2401	NO ASM	NO ASM	ASM
X DPR27	R2428	NO ASM	ASM	NO ASM
X DPR28	R2408	NO ASM	ASM	NO ASM
X DPR11	R2413	NO ASM	ASM	ASM
X DPC1	C2401	NO ASM	ASM	NO ASM
PCHR142	R2411	ASM	ASM	ASM
X DPR23	R2424	NO ASM	ASM	NO ASM
X DPR14	R2418	NO ASM	ASM	ASM
X DPR16	R2416	NO ASM	ASM	ASM
X DPR19	R2420	NO ASM	ASM	ASM
X DPR20	R2421	NO ASM	ASM	ASM
X DPR17	R2417	NO ASM	ASM	ASM
X DPR18	R2419	NO ASM	ASM	ASM
X DPR22	R2423	NO ASM	ASM	ASM
X DPR24	R2425	NO ASM	ASM	ASM
X DPR25	R2426	NO ASM	ASM	ASM
X DPR26	R2427	NO ASM	ASM	ASM


LOGIC

TABLE : PCH ITP DEBUG REPORT

		NO Use	Individual Port	DCI 2.0 w/o connector
X DPR8	R2409	NO ASM	ASM	NO ASM
X DPR21	R2422	NO ASM	ASM	NO ASM
X DPR23	R2424	NO ASM	ASM	NO ASM
X DPR13	R2414	NO ASM	ASM	NO ASM
X DPR15	R2415	NO ASM	ASM	NO ASM
X DPR9	R2410	NO ASM	ASM	NO ASM
X DPR10	R2412	NO ASM	ASM	NO ASM

LOGIC

PCHR31	R1711	NO ASM	ASM	NO ASM
PCHR32	R1712	NO ASM	ASM	NO ASM
PCHR33	R1713	NO ASM	ASM	NO ASM



緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **XDP CONNECTOR**

Size A3 Document Number


LPM-2

Rev  
-1


Date: Tuesday, April 30, 2019

Sheet 24 of 111







Reserved

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title <b>Reserved</b>		
Size A4	Document Number <b>LPM-2</b>	Rev <b>-1</b>
Date: Tuesday, April 30, 2019		Sheet 27 of 111

Reserved


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Reserved</b>			
Size A4	Document Number <b>LPM-2</b>		Rev <b>-1</b>
Date: Tuesday, April 30, 2019		Sheet 28 of	111


Reserved

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title <b>Reserved</b>		
Size A4	Document Number <b>LPM-2</b>	Rev <b>-1</b>
Date: Tuesday, April 30, 2019		Sheet 29 of 111








Reserved

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Reserved</b>			
Size A4	Document Number <b>LPM-2</b>		Rev <b>-1</b>
Date: Tuesday, April 30, 2019		Sheet 30 of	111





Date: Tuesday, April 30, 2019 Sheet 31 of 111















Need to BOM Control




Need to BOM Control



MF=0







MF=1



緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.







緯創資通

Wistron Corporation  
21F, 8F, Sec. 1, Hsin-Tsuan Rd., Hsinchu,  
Taipei Hsinchu 301, Taiwan, R.O.C.

Rev  
1.0


Document Number

LPM-2






Rev  
1.0

Doc. Number

Rev  
1.0



緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.




VDD\_SENSE L4 >>> GFXCORE\_VDD\_SENSE\_D 102

GND\_SENSE L5 >>> GFXCORE\_GND\_SENSE\_D 102

GP

N19P-Q1-1-GP



緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

N19P-Q1 GND

Size

A4

Document Number

LPM-2

Date

Tuesday, April 30, 2019

Sheet

40

of

111


Rev

-1


**For FBVDDQ**

VCC1R3VIDEO


**1uF x 12 Under**




UNDER GPU




**10uF x 4 Under**



NEAR GPU



**10uF x 2 Near**



**22uF x 5 Near**

**For NVVDD**

VCC1R3VIDEO

**22uF x 15 Near**



Place near to GPU



Place near to GPU



**1uF x 6 Under**



**4.7uF x 3 Under**



UNDER GPU



NEAR GPU


**10uF x 3 , 22uF x 2 Near**




**For 1V8\_AON**

VCC1R3VIDEO

**4.7uF x 3 , 1uF x 3 Near**



**0.47uF x 4 Under**



Need Change X6S or X7R

**For NVVDD**

VCC1R3VIDEO

**10uF x 34 Under**



Place under to GPU



Place under to GPU



Place under to GPU



Place under to GPU



Place under to GPU





**1uF x 13 Under**




Place under to GPU






## THUNDERBOLT



## THUNDERBOLT





Strap0 table for VRAM vendor		
Vendor	R4302	R4313
<b>Micron</b> MT51J256M32HF-80:B	<b>100K 1%</b>	<b>NO ASM</b>
<b>Hynix</b> H5GC8H24AJR-R2C	<b>NO ASM</b>	<b>100K 1%</b>

Strap1 table for VRAM vendor		
Vendor	R4303	R4314
<b>Micron</b> MT51J256M32HF-80:B	<b>NO ASM</b>	<b>100K 1%</b>
<b>Hynix</b> H5GC8H24AJR-R2C	<b>100K 1%</b>	<b>NO ASM</b>

Strap2 table for VRAM vendor		
Vendor	R4304	R4315
<b>Micron</b> MT51J256M32HF-80:B	<b>NO ASM</b>	<b>100K 1%</b>
<b>Hynix</b> H5GC8H24AJR-R2C	<b>NO ASM</b>	<b>100K 1%</b>

Table 5.3 RAMCFG

Strap Pins <small>see Note</small>			RAMCFG Setting Number (see Memory RVL for memory configs corresponding to these numbers)
STRAP2	STRAP1	STRAP0	
L	L	L	0 (0x0000)
L	L	H	1 (0x0001)
L	H	L	2 (0x0002)
L	H	H	3 (0x0003)
H	L	L	4 (0x0004)
H	L	H	5 (0x0005)
H	H	L	6 (0x0006)
H	H	H	7 (0x0007)
L	L	M	8 (0x0008)
L	M	L	9 (0x0009)
L	M	H	10 (0x000A)
L	H	M	11 (0x000B)
M	L	L	12 (0x000C)
M	L	H	13 (0x000D)

Strap Pins <small>see Note</small>			RAMCFG Setting Number (see Memory RVL for memory configs corresponding to these numbers)
STRAP2	STRAP1	STRAP0	
M	H	L	14 (0x000E)
M	H	H	15 (0x000F)
H	L	M	16 (0x0010)
H	M	L	17 (0x0011)
H	M	H	18 (0x0012)
H	H	M	19 (0x0013)
L	M	M	20 (0x0014)
M	L	M	21 (0x0015)
M	M	L	22 (0x0016)
M	M	H	23 (0x0017)
M	H	M	24 (0x0018)
H	M	M	25 (0x0019)
M	M	M	26 (0x001A)

Table 5.4 Display Link to SORx\_EXPOSED Mapping for Down Designs

Total Display Links (HDMI, DP or DVI)			See This Row of Table 5.5
Total Enabled for Audio (HDMI, DP or DVI)			
Is IFPD used? (Only supports eDP.)			
4	4	NO	15
4	3	YES	13
3	3	NO	14


  

Total Display Links (HDMI, DP or DVI)			See This Row of Table 5.5
Total Enabled for Audio (HDMI, DP or DVI)			
Is IFPD used? (Only supports eDP.)			
3	2	YES	12
2	2	NO	12
2	1	YES	8
1	1	NO	8
1	0	YES	0

No other configurations are supported.

Table 5.5 SORx\_EXPOSED Strap Enablement for Down Designs

Row Index	Strap Pins <small>see Note</small>			Resulting SORx_EXPOSED Enablements			
	ROM_SO	ROM_SI	ROM_SCLK	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
15	L	L	L	ENABLED	ENABLED	ENABLED	ENABLED
14	L	L	H	ENABLED	ENABLED	ENABLED	disabled
13	L	H	L	ENABLED	ENABLED	disabled	ENABLED
12	L	H	H	ENABLED	ENABLED	disabled	disabled
8	H	H	H	ENABLED	disabled	disabled	disabled
0	H	H	M	disabled	disabled	disabled	disabled
	M	X	X	(Reserved; do not configure)			
All other Strap Configurations				(Reserved)			




### 5.2.2.3 Assorted Configuration Straps

The following configurable characteristics of the graphics circuit share three physical strap pins:

- **SMB\_ALT\_ADDR Enable:** This strap function allows an alternate SMBus address to be configured, so that graphics circuits with multiple GPUs can have separate SMBus connections for each GPU. In dual GPU configurations, use of the alternate address on one GPU (by setting this function to '1') avoids conflicts between the two GPUs on an SMBUS port. The "SMB\_ALT\_ADDR disabled" setting ('0') is correct for single-GPU graphics circuits. (see Section 13.3.2.1 for the SMBus address.)
- **DEVID\_SEL:** NVIDIA defines an original and a re-brand Device ID on a per-GPU basis. This Device ID Select strap function allows selection between the original PCIe Device ID defined for the GPU (via a function setting of '0'), and the alternate "re-brand" Device ID defined for the GPU (via a function setting of '1').
- **PCIE\_CFG:** This function sets electrical characteristics of PCIe lanes, in particular signal amplitude (swing). A setting of '0' selects normal (full) signal swing. N17x graphics circuits should strap for this setting. (A setting of '1' designates reduced signal amplitude, available if special concerns require. Consult NVIDIA for guidance.)
- **VGA\_DEVICE:** This strap function is used to report the graphics circuit either as a 3D device (class code 302, designated by a setting of '0' for this strap) or as a VGA device (class code 300, designated by a setting of '1') to the host system. The 3D Device (class code 302, strap='0') setting is correct for most MS-Hybrid notebook GeForce graphics circuits.


Table 5.6 SMB\_ALT\_ADDR, DEVID\_SEL, PCIE\_CFG, VGA\_DEVICE

Strap Pins <small>Note 1</small>			Functions Selected by This Strapping			
STRAP5	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE
L	L	L	0	0	0	0
L	L	H	0	0	0	1
L	H	L	0	0	1	0
L	H	H	0	0	1	1
H	L	L	0	1	0	0
H	L	H	0	1	0	1
H	H	L	0	1	1	0
H	H	H	0	1	1	1
L	L	M	1	0	0	0
L	M	L	1	0	0	1
L	M	H	1	0	1	0
L	H	M	1	0	1	1
M	L	L	1	1	0	0
M	L	H	1	1	0	1
M	H	L	1	1	1	0








HDMI Re driver




Vinafix.com






HDMI



45 H\_HDMI\_TXC- >>> H\_HDMI\_TXC-  
45 H\_HDMI\_TXC+ >>> H\_HDMI\_TXC+  
45 H\_HDMI\_TX0- >>> H\_HDMI\_TX0-  
45 H\_HDMI\_TX0+ >>> H\_HDMI\_TX0+  
45 H\_HDMI\_TX1- >>> H\_HDMI\_TX1-  
45 H\_HDMI\_TX1+ >>> H\_HDMI\_TX1+  
45 H\_HDMI\_TX2- >>> H\_HDMI\_TX2-  
45 H\_HDMI\_TX2+ >>> H\_HDMI\_TX2+



TP4601 1 VCC5B\_HDMI  
TP4602 1 GND  
TP4603 1 HDMI\_DDC\_CLK\_CONN  
TP4604 1 HDMI\_DDC\_DAT\_CONN  
TP4605 1 HDMI\_HP\_D\_CONN




緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		
HDMI CONNECTOR		
Size	Document Number	Rev
A3	LPM-2	-1
Date: Tuesday, April 30, 2019		
Sheet 46 of 111		


# eDP MUX

NEAR Pin21 NEAR Pin26 NEAR Pin35 NEAR Pin49 NEAR Pin60





LCD\_CONN

EC:PD2\_FVT\_002



OLED cable design require table		
OLED cable	To OLED BIST_EN	I2C control
For Track #0 / #1	23 pin	Yes (SCL:27,SDA:35)
For Track #2	23 pin	No (delete wire)




From DEMUX

To/From DEMUX


To DEMUX

From EC  
From DEMUX



EC:PD2\_FVT\_006


need 2~3 empty pins between signals or other power net.



0.9(A)

2(A)

EC:PD2\_SIT\_004










TABLE I2C Addressing		
I2C1(to EC)	TBTA PORT	0x23
	TBTB PORT	0x27
I2C2(to AR)	TBTA PORT	0x38
	TBTB PORT	0x3F

BUSPOWER Config.  
BP\_NoWait




TABLE BUSPOWER Configuration (PD\_ADCIN1 resistor divider)

DIV = R5205 / (R5203 + R5205)		Configuration
DIV MIN	DIV MAX	
0.00	0.18	BP_NoResponses
0.20	0.38	BP_WaitFor3V3_Internal
0.40	0.58	BP_WaitFor3V3_External
0.60	1.00	BP_NoWait

Wistron P/N	Orderable device	Pkg type	Pkg drawing	Pins	Device marking	Note
074.17010.0073	SN1701012RSLR	VQFN	RSL	48	TPS65988CE	Single-pad
071.17010.0003	SN1701012RJTR	VQFN	RJT	48	TPS65988CE	Split-pad

Dual footprint for TPS65988CE and TPS65988CE G

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title **POWER DELIVERY (1/2)**

Size A3 Document Number **LPM-2** Rev -1

Date: Tuesday, April 30, 2019 Sheet 52 of 111




Reserved

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Reserved</b>			
Size A4	Document Number <b>LPM-2</b>		Rev <b>-1</b>
Date: Tuesday, April 30, 2019		Sheet 53 of	111




M.2 SSD

M.2 SATA SSD



M.2 PCIe SSD




M.2 SSD slot 1  
Type-M 2280

M.2 SSD1 L3

M.2 SSD1 L2

M.2 SSD1 L1

M.2 SSD1 L0




TABLE

PCIE_DETECT_SSD1	Device
LOW	SATA SSD
High	PCIe SSD


緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

## M.2 SSD


**M.2 SATA SSD**



**M.2 PCIe SSD**





**M.2 SSD slot 2**  
**Type-M 2280**



TABLE


PCIE_DETECT_SSD1	Device
LOW	SATA SSD
High	PCIe SSD

WLAN M.2



CNVi BT series resistor control table

	PCH Step	earlier A1	later B0
R5705		0ohm	22ohm
R5707		0ohm	22ohm



緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

WLAN M.2 2230

Size

Document Number

A4

LPM-2

Date

Tuesday, April 30, 2019

Sheet

57

of

111

Rev

-1

Reserved

<div>緯創資通Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
TitleM.2 WWAN CARD SLOT		
SizeA4	Document NumberLPM-2	Rev-1
Date: Tuesday, April 30, 2019		Sheet 58 of 111









TABLE FL85-FL88


1st: Murata, DLP115N900HL2  
2nd: TDK, MCZ1210AH900L2TA0G



	Vendor	Description	Wistron PN
1st	LITTELFUSE	0603L035YR	069.4R350.0001
2nd	BOURNS	MF-FSMF035X-2	69.50013.091
3rd	AEM	PMS0603-035	XXX.



## UNIQUE RJ45 CONN (LAN1)





緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

## Title GBE RJ45 CONNECTOR

Size A3	Document Number LPM-2	Rev -1
Date: Tuesday, April 30, 2019	Sheet 60 of 111	






EC :PD2\_EVT\_004

MCR ID Table

Vendor	ID
Realtek	0
Genesys	1




緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **MEDIA CARD CONTROLLER UHS-2**

Size A4 Document Number **LPM-2** Rev **-1**


Date: Tuesday, April 30, 2019 Sheet 61 of 111

From RTS5348



	WRITE PROTECT SWITCH		CARD DETECT SWITCH
	WRITE PROTECT POSITION	WRITE ENABLE POSITION	
CARD UNINSERTION	OPEN		OPEN
CARD HALF INSERTION	CLOSE		OPEN
CARD INSERTION	OPEN	CLOSE	CLOSE
N/O	OPEN		CLOSE

### Standard SD Slot (UHS-II)



緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

MEDIA CARD INTERFACE UHS-2

Size

Document Number

Rev

A4


LPM-2

-1

Date: Tuesday, April 30, 2019

Sheet 62 of 111

## AUDIO




Vinafix.com


	ENABLE	DISABLE
R1601	ASM	NO ASM
R6305	ASM	NO ASM

↑  
LOGIC


AUDIO



AUDIO JACK SENSE



AUDIO



NEAR EXT MIC CONN



緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

AUDIO EXT MIC I/F

Size

A4

Document Number

LPM-2

Rev

-1

Date:

Tuesday, April 30, 2019

Sheet



65

of

111

AUDIO

Speaker 4 ohm ==> 40 mils  
Speaker 8 ohm ==> 20 mils



緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

AUDIO SPEAKER

Size

A4

Document Number

LPM-2

Rev

-1

Date:

Tuesday, April 30, 2019


Sheet

66

of

111


AUDIO








Reserved


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title <b>Reserved</b>		
Size A4	Document Number <b>LPM-2</b>	Rev <b>-1</b>
Date: Tuesday, April 30, 2019		Sheet 69 of 111


Reserved

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title <b>Reserved</b>		
Size A4	Document Number <b>LPM-2</b>	Rev <b>-1</b>
Date: Tuesday, April 30, 2019		Sheet 70 of 111

From EC & Charger  
From EC / PWR IC / Thunderbolt


To EC







TABLE

ID	Target	Location
RT7207	TBTA_VBUS20_F to VINT20_IN FET	PQ8301, PQ8302
RT7206	TBTA_VBUS20_F to VINT20_IN FET	PQ8303, PQ8304
RT7208	DCIN_PWR20_F to VINT20_IN FET	PQ8201, PQ8208
RT7201	VCC5M Switching FET	PQ8601
RT7202	VCC3M Switching FET	PQ8602
RT7205	Battery Charger Switching FET	PQ8502
RT7204	M-BAT-PWR to VINT20 FET	PQ8401, PQ8402
RT7203	VCC1R2A IC	PU9501
RT7210	VCC1R35AVIDEO IC	PUA401
RT7211	VCCCPUCORE DrMOS	PU8801, PU8802
RT7212	VCCCPUCORE DrMOS	PU8901
RT7213	VCCCPUCORE DrMOS	PU8902
RT7209	VCCGFXCORE_I DrMOS	PU9001
RT7214	VCCSA DrMOS	PU9101
RT7215	VCCGFXCORE_D DrMOS	PUA301, PUA303
RT7216	VCCGFXCORE_D DrMOS	PUA302
RT7217	CPU Die	CPU1



Add 2 more PTC (RT7216 and RT7217)  
Total 17 pcs

FAN



緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

FAN CONNECTOR

Size A4

Document Number

Rev -1

LPM-2

Date: Tuesday, April 30, 2019

Sheet 73 of 111





















TABLE of USB Charge	
TI	SN1702001RTER (PG1.1)
Pericom	PI5USB2546HZHEX





TABLE of USB3.0 Single	
GMT	G548A1F51U
TI	TPS2069CDGMR-2



**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title **USB POWER/CONNECTOR**

Size A3 Document Number **LPM-2** Rev **-1**

Date: Tuesday, April 30, 2019 Sheet 74 of 111


TABLE

P/N	ADDR_SEL	Address
KX022-1020	H	3Eh (W) & 3Fh (R)
	L	3Ch (W) & 3Dh (R)
LIS2DWLTR	H	
	L	

To EC 68 I2C\_DATA\_GSENSE  
To EC 68 I2C\_CLK\_GSENSE


TABLE of G-Sensor (U7501)

Vendor	P/N
Kionix	KX022-1020
ST Micro	LIS2DWLTR



Vinafix.com

TPM



14,38,57,61,68,71,77  
19  
14

-PLTRST\_NEAR>>  
-TPM\_IRQ>>  
-SPI\_CS2>>

SPI MOSI\_IO0\_TPM  
SPI MISO\_IO1\_TPM


14,26  
14,26  
14,26

SPI\_MOSI\_IO0>>  
SPI\_MISO\_IO1>>  
SPI\_CLK>>

R7603 1  
R7604 1  
R7605 1

33R1J-GP  
33R1J-GP  
33R1J-GP

SPI MOSI IO0\_TPM  
SPI MISO IO1\_TPM  
SPI\_CLK\_TPM



U7601	Vendor P/N	Lenovo P/N	Wistron P/N
Nuvoton	NPCT750LABYX FW 7.2.1.0	TBD	SL80R40158AA
ST Micro	ST33HTPH2E32AHC0	TBD	071.33232.0H03

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

DISCRETE TPM 2.0

Size  
A4

Document Number  
LPM-2

Rev  
-1


Date: Tuesday, April 30, 2019

Sheet 76 of 111




LPC DEBUG PORT

To EC  
From EC  
From EC  
From EC



Lenovo Debug Tool I/F



TABLE

REF DES	ENABLE	DISABLE
LPC1	ASM	NO_ASM
R7712	ASM	NO_ASM
R7713	ASM	NO_ASM
R7714	ASM	NO_ASM
R7715	ASM	NO_ASM

LOGIC

SMBUS SWITCH





TABLE of U7701 U7702

VENDOR	P/N	Wistron P/N
TI	TSSA3166DCKR-GP	073.53166.0AOG
ON	75B385DFT2G	073.75385.000G

Wistron LPC for Debug Card CONN



TABLE

REF DES	ENABLE	DISABLE
R7719	ASM	NO_ASM
R7720	ASM	NO_ASM
R7721	ASM	NO_ASM
R7722	ASM	NO_ASM
R7723	ASM	NO_ASM
R7724	ASM	NO_ASM
R7725	ASM	NO_ASM

LOGIC



緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.





Title **SMBUS SWITCH/LPC DEBUG PORT**

Size A3 Document Number **LPM-2** Rev **-1**






Date: Tuesday, April 30, 2019 Sheet 77 of 111

TP7801 1 VCC5B\_SC  
 TP7802 1 GND  
 TP7803 1 -SC\_DTCT


# PWR BUTTON



# CAMERA/TOUCH



## Near CAM1 CONN Dual Layout










TABLE	
REF DES	ENABLE
TOSHIBA	TC7SB66CFU
TI	TSSA3166DCKR
NXP	NX3L1G66GW



# CLICK PAD/FPR



緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title  
**CLICK PAD/FPR**

Size A4 Document Number


**LPM-2**

Rev  
**-1**

Date: Tuesday, April 30, 2019

Sheet 81 of 111

TABLE of PQ8208			
	VENDOR	P/N	Wistron P/N
1st	Vishay	Si5402DN	84.00402.037
2nd	AOS	AONR36368	



<p><b>緯創資通</b></p>		<p><b>Wistron Corporation</b></p> <p>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p>	
<p>Title <b>DC-IN</b></p>			
Size A3	Document Number		Rev
Date:	Tuesday, April 30, 2019	Sheet 82 of	111










TABLE of PQ8507			
	VENDOR	P/N	Wistron P/N
1st	AOS	AON6407	084.06407.0037
2nd	Nico-Semi	PZ0703EK	084.00703.0037

PQ8502	
1st	Infineon BSC0923NDI 075.00923.M001
2nd	AOS AONY36354

Add comment :  
Keep these two signals as a pair routing



keep more than 2.0mm height for  
if acoustic noise suppression MLCC use

keep more than 2.0mm height for  
if acoustic noise suppression MLCC use

Add comment :  
MLCCs (Input capacitors at charger)  
must placed symmetrically on TOP and BOTTOM side

Add comment :  
MLCCs (Input capacitors at charger)  
must placed symmetrically on TOP and BOTTOM side

PQ8601
1st Infineon BSC0923NDI
75.00923.073
2nd AOS AONY36354

PQ8602
1st Infineon BSC0923NDI
75.00923.073
2nd AOS AONY36354

VCC3M  
Cont 9.6A  
Max 11.2A  
Peak 14.6A

VCC5M  
Cont 11.1A  
Max 12.6A  
Peak 13.3A

Table PL8601
TDK SPM6530T-1R0M120 68.1R01A.11A
CYNTEC CMLE063T-1R0M5 068.R1010.1081

Table PL8602
TDK SPM6530T-1R0M120 68.1R01A.11A
CYNTEC CMLE063T-1R0M5 068.R1010.1081


PT8604 PT8605 PT8606
1st Panasonic 6TPE220MAPB 77.22271.39L
2nd KEMET T520B227M006ATE025 077.C2271.0041
3rd TOKIN PSLB20J227M25LQ

PR8621
154K Ohm
158K Ohm
162K Ohm
VCC5M
5.08 V
5.16 V
5.24 V

PR8622
130K Ohm
133K Ohm
137K Ohm
VCC3M
3.30 V
3.33 V
3.37 V

Add comment :  
Current Limit1  
25.1A (17.5A - 38.1A)

Add comment :  
Current Limit2  
23.7A (16.9A - 35A)



H8+2  
IA : Peak 140A / LoadLine : 1.8m Ohm  
GT : Peak 32A / LoadLine : 2.7m Ohm  
SA : Peak 11.1A / LoadLine : 10.3m Ohm

H6+2  
IA : Peak 128A / LoadLine : 1.8m Ohm  
GT : Peak 32A / LoadLine : 2.7m Ohm  
SA : Peak 11.1A / LoadLine : 10.3m Ohm

Chock Spec.  
IA : R15uH / DCR 0.5m Ohm  
GT : R15uH / DCR 0.66m Ohm  
SA : R68uH / DCR 4.9m Ohm





TABLE PR8818 0603 size	
Rohm, Pana, YDS,	ESR03EZPJ2R2 ERJPA3J2R2V RN73S2CL-2R20-F

 <b>緯創資通</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		<b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>DC/DC VCCCPUCORE (1/2)</b>			
Size	Document Number		Rev
Custom			
Date:	Version:	Sheet	of
2009, April 30, 2019		68	111

VINT20\_CPU\_CORE  
Max Current = 3.50(A)

MLCCs must be placed  
symmetrically on Top and Bottom.

TABLE OF PL8901			
	VENDOR	P/N	Wistron P/N
1st	Cyntec	CMLS104T-R15M5	068.R1510.2211
2nd	Mentech	MHA1040NSGR15M	068.R1510.M004

1uF 63 Pcs


VCCCPUCORE  
IMAX 140A  
TDC(IPL2) 86A  
OCP 180A

TABLE PR8906 0603 size			
	Rohm, Pana, YDS,	ESR03EZPJ2R2 ERJPA3J2R2V RN73S2CL-2R20-F	

TABLE OF PL8902			
	VENDOR	P/N	Wistron P/N
1st	Cyntec	CMLS104T-R15M5	068.R1510.2211
2nd	Mentech	MHA1040NSGR15M	068.R1510.M004


TABLE PR8916 0603 size			
	Rohm, Pana, YDS,	ESR03EZPJ2R2 ERJPA3J2R2V RN73S2CL-2R20-F	

緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taippei Hsien 221, Taiwan, R.O.C.



Connection	Component Name	Capacitor Value	Unit	memo
PWR_VCCORE_ILM to PWR_VCCORE_CS_COMP	P8749	30.1	20.0	Kohm 120kV. 3 x 1.8kV x 1.3
PWR_VCCORE_PWM1 to AGND_R1215	P8775	100	68.1	Kohm 120kV. 3 x 1.8kV x 1.3
SW4_4PH_A to PWR_VCCORE_CSSM	P8764	60.4	No asm	Kohm 4phase v.s 3phase
CSM4_4PH_A to PWR_VCCORE_CSREF	P8770	10	No asm	ohm 4phase v.s 3phase
SW4_4PH_A to PWR_VCCORE_CS4	P8782	7.68	No asm	Kohm 4phase v.s 3phase
PWR_VCCORE_CS4 to PWR_VCCORE_CSREF	PC8736	0.033	No asm	uF 4phase v.s 3phase
PWR_VCCORE_CS4 to VCCSM	P8738	No asm	1	Kohm 4phase v.s 3phase
PWR_VCCORE_PWM4	P8902	4m	No asm	— 4phase v.s 3phase
VCCSM to PWR_CORE_VCCD	P8814	2.2	No asm	ohm 4phase v.s 3phase
PWR_CORE_VCCD to GND	PC8911	1	No asm	uF 4phase v.s 3phase
VCCSM to AGND_R1215	PC8912	1	No asm	uF 4phase v.s 3phase
PWR_CORE_BOOT_P44 to PWR_CORE_BOOT_A_P44	P8813	3.9	No asm	ohm 4phase v.s 3phase
PWR_CORE_BOOT_A_P44 to PWR_CORE_PHASED_P44	PC8913	0.22	No asm	uF 4phase v.s 3phase
VSYS_CPUCORE_P44 to GND	PC8993	10	No asm	uF 4phase v.s 3phase
VSYS_CPUCORE_P44 to GND	PC8994	10	No asm	uF 4phase v.s 3phase
VSYS_CPUCORE_P44 to GND	PC8995	10	No asm	uF 4phase v.s 3phase
VSYS_CPUCORE_P44 to GND	PC8996	10	No asm	uF 4phase v.s 3phase
VSYS_CPUCORE_P44 to GND	PC8997	10	No asm	uF 4phase v.s 3phase
VSYS_CPUCORE_P44 to GND	PC8998	10	No asm	uF 4phase v.s 3phase
VSYS_CPUCORE_P44 to GND	PC8999	0.1	No asm	uF 4phase v.s 3phase
VSYS_CPUCORE_P44 to GND	PC8991	2200	No asm	uF 4phase v.s 3phase
VSYS_CPUCORE_P44 to GND	PC8992	2200	No asm	uF 4phase v.s 3phase
PWR_CORE_DSBM_P44 to DRVON	P8815	0	No asm	ohm 4phase v.s 3phase
VCCGFXCORE to PWR_CORE_P44	P8902	0.15	No asm	uF 4phase v.s 3phase
PWR_CORE_P44 to SW4_4PH_A	P8817	0	No asm	ohm 4phase v.s 3phase
VCCGFXCORE to CSM4_4PH_A	P8818	0	No asm	ohm 4phase v.s 3phase

MLCCs must be placed  
symmetrically on Top and Bottom.




緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.




Title DC/DC VCCSA(NCP302045)

Size A3 Document Number LPM-2 Rev -1

Date: Tuesday, April 30, 2019 Sheet 91 of 111







$V_o = 1.05V$   
 $R1 = 15K / R2 = 20K / R9 = DY / V_{ref} = 0.6V$   
 $V_{out} = V_{ref} \times (1 + R1/R2)$   
 $= 0.6 \times (1 + 15/20)$   
 $= 1.05$

$$R_1 = \frac{1}{\frac{V_{REF}}{V_{OUT} - V_{REF}} - \frac{R2}{R4}} \cdot R_2 \quad (4)$$

To get a pole for better noise immunity, set R9 with Equation (5):

$$R_9 \leq \frac{1}{2\pi \times C_4 \times 2F_{SW}} \quad (5)$$




TABLE : NB695 MODE M4 (150K to GND)

LP#	C1	C0	VOUT
1	0	0	1.2V
1	0	1	1.5V
1	1	0	1.8V
1	1	1	2.5V

← LOGIC

VCC1R8\_SUS  
Cont 2.0A  
Max 2.9A  
Peak 3.2A

**PQ9501**  
**1st Infineon BSC0923NDI**  
**075.00923.M001**  
**2nd AOS AONY36354**

**VCC1R2A**  
**Cont 7.5A**  
**Max 9.0A**  
**Peak 9.1A**

**Table PL9501**  
**TDK SPM6530T-1R0M120 68.1R01A.11A**  
**CYNTEC CMLE063T-1R0MS 068.R1010.1081**

**TABLE for PC9515, PC9512**

**NEC TOKIN PSGB20E337M9 (80.3371V.A2L)**  
**Panasonic ETPE330MA9L (077.23371.M001)**  
**KEMET T520B337M2R5ATE009 (077.C3371.0051)**


**Table 1. S3/S5 Power State Control**


STATE	S3	S6	VREF	VDDQ	VTTREF	VTT
S0	HI	HI	ON	ON	ON	ON
S3	LO	HI	ON	ON	ON	OFF(High-Z)
S4/S5	LO	LO	OFF	OFF(Discharge)	OFF(Discharge)	OFF(Discharge)

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.


**DC/DC VCC1R2A/VCC0R6B**

Size A3 Document Number **LPM-2** Rev **-1**  
 Date: Tuesday, April 30, 2019 Sheet 95 of 111






1.6A



Need Anti-surge Chip Resistor  
ESR03EZPJ200 1/4W

72,100 VCC3B\_DRV



Need Anti-surge Chip Resistor  
ESR03EZPJ200 1/4W

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.



Title **LOAD SW PCH SUS/TP**

Size A4	Document Number <b>LPM-2</b>	Rev <b>-1</b>
------------	---------------------------------	------------------

Date: Tuesday, April 30, 2019 Sheet 98 of 111

# VCC3LAN

0.25A



緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

LOAD SW LAN/VCC3\_TBT

Size  
A4

Document Number

LPM-2

Rev  
-1

Date: Tuesday, April 30, 2019

Sheet 99 of 111


**Max Current = 7.4 (A)**



**Max Current = 1.9 (A)**



084.6K504.003D








For N19P-Q1/Q3  
NVVDD Peak 150A  
OCP : 42A per Phase  
OCL : 180A

SNLVC1G08DCKRG4  
TI SN741VC1G08DCKRG4 73.01G08.DHG  
TOSHIBA TC7SZ08FU 073.7SZ08.000G  
ONSEMI NL17SZ08DFT2G 73.7SZ08.DAH




緯創資通

Wistron Corporation




21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		DC/DC VCCGFXCORE_D IC	
Size	Document Number	LPM-2	Rev -1
A3	Date: Tuesday, April 30, 2019 Sheet 102 of 111		






Vinafix.com






SNLVC1G08DCKRG4	
TI SN74LVC1G08DCKRG4	73.01G08.DHG
TOSHIBA TC7SZ08FU	073.7SZ08.000G
ONSEMI NL17SZ08DFT2G	73.7SZ08.DAH

TABLE : NB695 MODE M3 (100k to GND)

LP#	C1	C0	VOUT (V)
0	X	X	0V
1	0	0	0.8V (MSM)
1	0	1	0.95V
1	1	0	1.0V
1	1	1	1.05V



# VCC1R8VIDEO & VCC1R8MAIN Total Max Current = 3.3 (A)



緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **LOAD SW VIDEO**

Size Document Number

A4




**LPM-2**

Rev











-1

Date: Tuesday, April 30, 2019

Sheet 106 of 111



ZZ.00PAD.5S1 ZZ.00PAD.5S1



緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title HOLE/EMC/RF

Size A3	Document Number LPM-2	Rev -1
Date: Tuesday, April 30, 2019	Sheet 107 of 111	

Vinafix.com

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title <div>LOAD BOM ONLY</div>	
Size <div>A4</div>	Document Number <div>LPM-2</div>
Date <div>Tuesday, April 30, 2019</div>	Rev <div>-1</div>
Sheet 108 of 111	






[ EQ1, EQ0 ]  
 LL : compensate channel loss up to TBD 8 dB @ HBR3  
 LM : compensate channel loss up to TBD 11 dB @ HBR3  
 LH : compensate channel loss up to TBD 14 dB @ HBR3  
 ML : compensate channel loss up to TBD 16 dB @ HBR3  
 MM : compensate channel loss up to TBD 17 dB @ HBR3  
 MH : compensate channel loss up to TBD 18 dB @ HBR3  
 HL : compensate channel loss up to TBD 19 dB @ HBR3  
 HM : compensate channel loss up to TBD 20 dB @ HBR3  
 HH : compensate channel loss up to TBD 21 dB @ HBR3


[ EQ1, EQ0 ]  
 LL : compensate channel loss up to TBD 8 dB @ HBR3  
 LM : compensate channel loss up to TBD 11 dB @ HBR3  
 LH : compensate channel loss up to TBD 14 dB @ HBR3  
 ML : compensate channel loss up to TBD 16 dB @ HBR3  
 MM : compensate channel loss up to TBD 17 dB @ HBR3  
 MH : compensate channel loss up to TBD 18 dB @ HBR3  
 HL : compensate channel loss up to TBD 19 dB @ HBR3  
 HM : compensate channel loss up to TBD 20 dB @ HBR3  
 HH : compensate channel loss up to TBD 21 dB @ HBR3

[ EQ1, EQ0 ]  
 LL : compensate channel loss up to TBD 8 dB @ HBR3  
 LM : compensate channel loss up to TBD 11 dB @ HBR3  
 LH : compensate channel loss up to TBD 14 dB @ HBR3  
 ML : compensate channel loss up to TBD 16 dB @ HBR3  
 MM : compensate channel loss up to TBD 17 dB @ HBR3  
 MH : compensate channel loss up to TBD 18 dB @ HBR3  
 HL : compensate channel loss up to TBD 19 dB @ HBR3  
 HM : compensate channel loss up to TBD 20 dB @ HBR3  
 HH : compensate channel loss up to TBD 21 dB @ HBR3



CFG1=  
 L : Auto EQ enabled, EQ automatically adjusted based on link training.  
 H : EQ disable  
 CFG2=  
 L : PS8463 output is dynamically adjusted based on link training.  
 M : PS8463 output is fixed to 400mv/0db.  
 H : PS8463 output is fixed to 800mv/3.5db.  
 CFG0=  
 L : PS8463 is configured to Auto jitter cleaning mode  
 M : PS8463 is configured to Redriving mode  
 H : PS8463 is configured to Full jitter cleaning mode

CFG1=  
 L : Auto EQ enabled, EQ automatically adjusted based on link training.  
 H : EQ disable  
 CFG2=  
 L : PS8463 output is dynamically adjusted based on link training.  
 M : PS8463 output is fixed to 400mv/0db.  
 H : PS8463 output is fixed to 800mv/3.5db.  
 CFG0=  
 L : PS8463 is configured to Auto jitter cleaning mode  
 M : PS8463 is configured to Redriving mode  
 H : PS8463 is configured to Full jitter cleaning mode



CFG1=  
 L : Auto EQ enabled, EQ automatically adjusted based on link training.  
 H : EQ disable  
 CFG2=  
 L : PS8463 output is dynamically adjusted based on link training.  
 M : PS8463 output is fixed to 400mv/0db.  
 H : PS8463 output is fixed to 800mv/3.5db.  
 CFG0=  
 L : PS8463 is configured to Auto jitter cleaning mode  
 M : PS8463 is configured to Redriving mode  
 H : PS8463 is configured to Full jitter cleaning mode

